

# Electronic properties of nonpolar cubic GaN MOS structures

D. J. As<sup>\*</sup>, H. Pöttgen, E. Tschumak, and K. Lischka

University of Paderborn, Department of Physics, Warburger Straße 100, 33098 Paderborn, Germany

Received 7 October 2009, accepted 8 January 2010

Published online 26 May 2010

**Keywords** GaN, MBE, metal-oxide-semiconductor junctions, electrical properties

\* Corresponding author: e-mail d.as@uni-paderborn.de, Phone: +49 5251 60 5838, Fax: +49 5251 60 5843

The electric characteristics of non-polar cubic gallium nitride (GaN) metal-oxide-semiconductor (MOS) capacitors were measured by capacitance (C-V) and conductance ( $G_p/\omega$ -F) techniques. From the hysteresis in the C-V curve and the peak height of the  $G_p/\omega$  - frequency

curves a maximum interface state density  $D_{it}$  of  $\sim 2 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  is estimated. An interface trap band existing about 0.3 eV below the conduction band is measured in non-polar cubic gallium nitride (GaN).

© 2010 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

**1 Introduction** State of the art AlGaIn/GaN hetero-junction field effect transistors (HFETs) are fabricated on c-plane faces of the stable wurtzite crystal structure with inherent spontaneous and piezoelectric polarization fields which produce extraordinarily high sheet carrier concentration at the hetero-interface. Therefore, these devices exhibit *normally on* operation due to the high-density two-dimensional electron gas under the gate. For power and consumer applications, however, normally-off operation is required to simplify the design of driving circuits and for the safety of the products. Several techniques for the normally-off operation of the AlGaIn/GaN HFET have been reported, such as using a thin AlGaIn barrier layer, a recess gate structure, a fluoride-based plasma treatment and a non-polar GaN channel [1-5]. Recently, nearly *normally off* operation has been realized on a non-polar a-plane Al-GaN/GaN HFET in which the threshold voltage is only -0.5V and where polarisation effects are avoided [6]. However, a direct way to fabricate HFETs without undesirable parasitic polarization effects is the growth of *cubic* group III-nitrides. [7].

The high gate leakage current of GaN-based HFETs pushes their development into the use of metal/oxide stacks instead of a Schottky gate leading to the metal-oxide-semiconductor transistors (MOS-HFET) [8, 9]. To achieve a sufficient high quality of the interface between the oxide and nitride epilayer is one critical issue of such devices. Thus it is important to accurately characterize this

interface in order to better understand and model devices with such interfaces.

In this paper we report on capacity vs. voltage (C-V) and conductance vs. frequency ( $G_p/\omega$ -F) characteristics of metal/SiO<sub>2</sub>/cubic GaN MOS structure at room temperature and measure the interface state density  $D_{it}$ .

**2 Experimental** 600 nm thick phase-pure cubic GaN epilayers were grown on highly conductive free-standing 3C-SiC substrates in a Riber 32 system by plasma-assisted molecular beam epitaxy (MBE). We exploited reflection high energy electron diffraction (RHEED) for in-situ growth control. In order to minimize hexagonal inclusions in our layers and to obtain an optimum interface roughness a coverage of 1 monolayer Ga was established during growth [7]. The full width at half maximum (FWHM) of the cubic GaN (002) rocking curve was about 20 arcmin and the background carrier concentration was about  $6 \times 10^{16} \text{ cm}^{-3}$  as measured by C-V measurements. A 65 nm thick SiO<sub>2</sub> layer was deposited by plasma enhanced chemical vapour deposition (PECVD) at 300 °C. On top of the SiO<sub>2</sub> oxide Ti/Al/Ni/Au (15nm/50nm/15nm/50nm) gate contacts with a diameter of 100µm were thermally evaporated. As second contact a large area In back side contact to the 3C-SiC substrate was used.


The MOS capacitors were characterized by means of C-V and  $G/\omega$ -F measurements using an Agilent E4980A LCR meter. The dc bias was varied from deep depletion to

accumulation and then back to deep depletion. An amplitude of 50 mV was used and the measurements were performed under light-tight and electrically shielded environment. Interface trap density values  $D_{it}$  have been extracted by the conductance method [10].


**3 Results and discussion** Typical C-V curves of the cubic GaN MOS structure measured at frequencies of 1 MHz, 100 kHz and 10 kHz are shown in Fig. 1. The measured capacity was normalized to the oxide capacity  $C_{ox}$ . The solid black curve represents the ideal MOS capacitor without interface and oxide charges [11, 12]. The flat band voltage  $V_{FB} = 0.2$  V results from the difference in work function of the metal (Ti 4.3 eV) and electron affinity of cubic GaN (4.1 eV). For the simulation dielectric constants for  $SiO_2$  ( $\epsilon_r = 3.9$ ) and GaN ( $\epsilon_r = 5.35$ ) were used. A net donor density of  $N_D = 6 \times 10^{16} \text{ cm}^{-3}$  for GaN was obtained by fitting the  $1/C^2$  versus V data and the intrinsic carrier concentration in GaN was assumed to be  $1 \times 10^{-6} \text{ cm}^{-3}$ , respectively. The measured accumulation capacitance was used to determine the equivalent oxide thickness (EOT) of 65 nm. The simulated curve is in excellent agreement with the measured C-V curve for all measuring frequencies when the dc bias was swept from deep depletion to accumulation. However, for the bias sweep back to depletion the C-V curve shows a positive shift of about 4 V from the ideal curve. A hysteresis in the C-V curves of a  $SiO_2/GaN$  MOS capacitor indicates the existence of a small amount of interface traps. For negative bias voltages no inversion capacitance is observed even at the lowest frequency of 10 kHz and the capacitance continues to drop below the calculated value  $C_{min}$  indicated in Fig. 1. This deep depletion feature is typical for wide-gap semiconductor MOS structures, because the generation rate of the minority carriers (holes) is extremely low at room temperature. The extremely low hole generation rate means that the electron quasi-Fermi level will remain unchanged due to the large time constant. It can then be argued that any change in interface charge must be a result of the capture of electrons.

A more sensitive technique for characterizing insulator-semiconductor interface properties relies on characterizing the interface trap conductance due to its direct measuring of the energy loss during capture and emission of the majority carriers (electrons) between conduction band and interface trap levels under applied AC signal [11, 12]. After series and oxide capacitance correction, the remaining parallel conductance  $G_p$  value only includes interface trap information. Figure 2 shows  $G_p/\omega$  - frequency curves for different bias voltages between -1 V and 10 V. Within the measured frequency range from 1 kHz to 2 MHz the  $G_p/\omega$  curves shows a clear peak for the biases between -1 V and +1 V. The peak shifts to higher frequencies at positive voltages and simultaneously the peak intensity is reduced.

The equivalent parallel conductance  $G_p$  divided by  $\omega$  which does not contain the depletion capacity  $C_D$  and depends only on the interface-trap, is given by [13] where



**Figure 1** Hysteresis C-V curves of a cubic GaN MOS structure measured at frequencies of 1 MHz, 100 kHz and 10 kHz. The full black curve shows a simulation of the ideal structure.




**Figure 2** Conductance  $G_p/\omega$  versus frequency curves of a cubic GaN MOS structure at several biases.

$$\frac{G_p}{\omega} = \frac{\omega C_{ox}^2 G_m}{G_m^2 + \omega^2 (C_{ox} - C_m)^2} = \frac{C_{it} \omega \tau_{it}}{1 + \omega^2 \tau_{it}^2} \quad (1)$$

$\omega = 2\pi f$  and  $\tau_{it}$  is the interface trap lifetime. At a given bias, the plot of  $G_p/\omega$  versus  $\omega$  goes through a maximum when  $\omega\tau_{it} = 1$ , and gives  $\tau_{it}$  directly. The value of  $G_p/\omega$  at the maximum is  $C_{it}/2$ , where the  $C_{it}$  is the capacity associated to the interface traps. Once  $C_{it}$  is known, the interface trap density is obtained by using the relationship

$$D_{it} = C_{it}/q^2 \quad (2)$$



**Figure 3** Interface density  $D_{it}$  vs. energy within the band gap of a cubic  $\text{SiO}_2/\text{GaN}$  MOS structure. (red squares own data, green full circles data from Ref. [16]).

The interface trap time constant  $\tau_{in}$  is given by the Shockley-Read-Hall model [14]

$$\tau_{it}(E) = \frac{1}{\sigma_{0n} v_{th} N_c} \cdot \exp\left(\frac{E_c - E}{k_B T}\right) \quad (3)$$

where  $N_c$ ,  $v_{th}$ ,  $\sigma_{0n}$ ,  $E_c$ ,  $k_B$  and  $T$  are the effective density of states in the conduction band, the thermal velocity of electrons, the capture cross section of the trap, the bottom of the conduction band, the Boltzmann constant, and temperature, respectively. In this way the frequency  $f_{max}$  at the maximum of  $G/\omega$  gives  $\tau_{it} = 1/2\pi f_{max}$  and correlates  $f_{max}$  to a corresponding trap energy level  $E$  below conduction band. Considering the parameter values from Eq. (3) the thermal velocity and density of state are well known and well defined for a specific semiconductor, whereas the trap capture cross section  $\sigma$  depends strongly on the nature of the trap. The capture cross section can take values varying from  $10^{-12}$  to  $10^{-20} \text{cm}^2$ . Since the majority of trapping states has  $\sigma$  values of the order of  $10^{-15} \text{cm}^2$  [15] we assume this value to convert the  $\tau_{it}$  into trap energies below the conduction band in order to illustrate the effects.

In Fig. 3 the distribution of interface state density  $D_{it}$  calculated from the peak maximum of  $G_p/\omega$  vs  $f$  is plotted for cubic GaN. An increase of  $D_{it}(E)$  with energy depth below the band gap of the cubic GaN is observed. This indicates a defect band existing about 0.3 eV below the conduction band. This observation is opposite to that seen in hexagonal c-plane GaN, where a decrease interface states  $D_{it}$  is observed [16, 17]. For comparison some values reported in Ref. [16] have also been plotted in Fig. 3. The nature of this different behavior for cubic and hexagonal GaN

has to be investigated in future and the PECVD process for our  $\text{SiO}_2$  deposition has to be optimized to reduce this acceptor like interface traps.

**4 Conclusions** An interface trap band existing about 0.3eV below the conduction band has been observed in non-polar cubic gallium nitride (GaN) metal-oxide-semiconductor (MOS) capacitors by measuring the electrical properties of  $\text{SiO}_2/\text{cubic GaN}$  MOS capacitors with capacitance and conductance techniques. A maximum interface state density  $D_{it}$  of  $\sim 2 \times 10^{13} \text{cm}^{-2} \text{eV}^{-1}$  is estimated.

**Acknowledgements** The project was financially supported by the German Science Foundation (DFG, project As 107/4-1) and the University of Paderborn. H. Nagasawa and M. Abe, HOYA Corporation, SiC Development Center, Japan are acknowledged for the supply of the 3C-SiC substrates.

## References

- [1] T. Oka and T. Nozawa, IEEE Electron Dev. Lett. **29**, 668 (2008).
- [2] L. Shen, R. Coffie, D. Buttari, S. Heikman, A. Chakraborty, A. Chini, S. Keller, S.P. DenBaars, and U.K. Mishra, IEEE Electron. Dev. Lett. **25**, 7 (2004).
- [3] S. Rajan, P. Waltereit, C. Poblenz, S.J. Heikman, D.S. Green, J.S. Speck, and U.K. Mishra, IEEE Electron. Dev. Lett. **25**, 247 (2004).
- [4] S. Haffouz, H. Tang, J.A. Bardwell, E.M. Hsu, J.B. Webb, and S. Rolfe, Solid State Electron. **49**, 802 (2005).
- [5] Y.C. Choi, J. Shi, M. Pophristic, M.G. Spencer, and L.F. Eastman, J. Vac. Sci. Technol. B **25**(6), 1836 (2007).
- [6] M. Kuroda, H. Ishida, T. Ueda, and T. Tanaka, J. Appl. Phys. **102**, 093703 (2007).
- [7] J. Schörmann, S. Potthast, D.J. As, and K. Lischka, Appl. Phys. Lett. **90**, 041918 (2007).
- [8] V. Adivarahan, J. Yang, A. Koudymov, G. Simin, and M. Asif Khan, IEEE Electron. Dev. Lett. **26**, 535 (2005)
- [9] B. Gila, F. Ren, and C.R. Abernathy, Mater. Sci. Eng. R **44**, 151 (2001)
- [10] E.H. Nicollian and J.R. Brews, MOS Physics and Technology (John Wiley & Sons, New Jersey, 2003).
- [11] E.H. Nicollian and A. Goetzberger, Bell Syst. Tech. J. **46**, 1055 (1967); Appl. Phys. Lett. **7**(8), 218 (1965)
- [12] R. F. Pierret, Semiconductor Device Fundamentals (Addison-Wesley, 1996).
- [13] S.M. Sze and K.K. Ng, Physics of Semiconductor Devices, 3rd ed. (Wiley, 2007).
- [14] W. Shockley and W.T. Read, Phys. Rev. **87**, 835 (1952); R.N. Hall, Phys. Rev. **87**, 387 (1952).
- [15] N.P. Khuchun, I.V. Khvedelidze, M.G. Tigishvili, N.B. Gorev, E.N. Privalov, and I.F. Kodzhespirova, Mikroelektronika **32**, 257 (2003).
- [16] T. Hashizume, S. Ootomo, T. Inagaki, and H. Hasegawa, J. Vac. Sci. Technol. B **21**(4), 1828 (2003)
- [17] K. Tang, W. Huang, and T.P. Chow, J. Electron. Mater. **38**(4), 523 (2009).